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Dynamic Average-Value Modeling of a Four-Level
Drive System
Keith Corzine, Member, IEEE, Xiaomin Kou, Student Member, IEEE, and James R. Baker

Abstract—Multilevel power converters have gained much
attention in recent years due to their high power quality, low
switching losses, and high-voltage capability. These advantages
make the multilevel converter a candidate for the next generation
of Naval ship prolusion systems. Evaluation of these systems is
typically assisted with a dynamic average-value models in order
to rapidly predict system performance under several operating
scenarios. In this paper, an average-value model is developed for
the four-level diode-clamped converter which takes into account
the active capacitor voltage balancing control. This model performance prediction is compared to a detailed model and laboratory
measurements on an 18 kW rectifier/inverter test system.
Index Terms—Average-value modeling, four-level converters,
multilevel converters.

I. INTRODUCTION

T

HE general trend in power electronics has been to switch
power semiconductors at increasingly high frequencies in
order to minimize harmonics and reduce passive component
sizes. However, the increase in switching frequency increases
the switching losses which become significant at high power
levels. Several methods for decreasing switching losses, and
the same time improving power quality, have been proposed
including constructing resonant converters and multilevel converters [1].
Resonant converters avoid switching losses by adding an LC
resonant circuit to the hard switched inverter topology. The inverter transistors can be switched when their voltage or current
is zero, thus mitigating switching losses. Examples of this type
of converter include the resonant dc link [2], and the auxiliary
resonant commutated pole inverter (ARCP) [3], [4]. One disadvantage of resonant inverters is that the added resonant circuitry
will increase the complexity and cost of the converter control.
Furthermore, high IGBT switching edge rates can create switch
level control problems.
Multilevel converters offer another approach to providing
high power quality. In particular, these converters offer a
high number of switching states so that the output voltage
can be “stepped” in smaller increments [5]–[11]. This allows
mitigation of harmonics at a low switching frequencies thereby
reducing switching losses. In addition, EMC concerns are
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Fig. 1. Four-level rectifier/inverter system and associated control.

reduced through the lower common mode current facilitated
by lower dv/dt’s produced by the smaller voltage steps. One
disadvantage of these techniques is that they require a high
number of switching devices. Although the devices are rated
at a lower voltage, gate drive and control circuitry must still be
provided. The primary disadvantage of multilevel inverters is
that they must be supplied from isolated dc voltage sources or
a bank of series capacitors with balanced voltages. In systems
where isolated dc sources are not practical, capacitor voltage
balancing becomes the principal limitation for multilevel
converters.
In this paper, an average-value model is developed for the
four-level converter. The challenge in developing the model is
the inclusion of redundant switching state selection; a method
of switching used to assist in capacitor voltage balancing.
This model is then used to analyze a four-level rectifier/inverter system. Detailed model and laboratory comparison are
included.
II. FOUR-LEVEL DRIVE SYSTEM DESCRIPTION
Fig. 1 shows the four-level rectifier/inverter system described
herein. The fixed frequency ac source may represent a utility
grid or a synchronous generator on a Naval ship power system.
The four-level rectifier and associated control ensures that the
,
, and
are identical. With these
capacitor dc voltages
voltages balanced, the four-level inverter and associated control
can properly supply the induction motor with high power quality
waveforms. The induction motor is a standard NEMA type B
industrial design having a well-established model [12].
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Fig. 3. Four-level inverter a-phase equivalent switching.

where
represents the rectifier phase switching state. The
ac supply voltages are then calculated from
(4)

Fig. 2.

Voltages in (4) are defined from the rectifier phases to the neutral
connection of the source.

Four-level inverter topology.

B. Duty-Cycle Modulation

A. Four-Level Converter
Herein, the term converter will be used to describe any power
electronic conversion device. Specific terms such as rectifier or
inverter are used to specify a particular converter. Fig. 2 shows
the topological detail of the four-level inverter. Despite the high
number of switching devices, the power converter operation is
fairly straightforward. Each phase of the inverter or rectifier can
through suitable
be connected to the points , , , or
switching of the converter transistors [5]–[11]. The resulting operation is similar to that of a positional switch as shown in Fig. 3
for the inverter -phase. The inverter line-to-ground voltage for
a particular phase is determined from the switching state and
capacitor voltages by

The goal of duty-cycle modulation is to regulate the inverter
so that the desired motor voltages
,
,
switching states
are obtained. The desired motor phase voltages may be
and
expressed as
(5)
(6)
(7)
is the desired RMS voltage magnitude and
is the
where
desired electrical angle including phase shift which may be expressed

(1)

(8)

where represents phase and may be , , or . The switching
in (1) is determined by the pulse width modulation
state
(PWM) control and has the values 0, 1, 2, or 3 for the four-level
inverter. Since the induction motor is wye connected, it can
be shown that the motor voltages are related to the inverter
line-to-ground voltages by [12]

The electrical angle can be related to a desired electrical freby
quency

(2)
The four-level rectifier structure is identical to that of the fourlevel inverter. As with the inverter, the phases , , and ,
may be connected to any of the capacitor junctions , , ,
or resulting in similar phase-to-ground voltages of
(3)

(9)
After considering the third harmonic injection, the PWM
switching is typically accomplished by defining duty-cycles
based on the normalized commanded line-to-ground voltages
[13], which may be expressed as
(10)
(11)
(12)
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represents the modulation index, which is defined by
(13)

. It is often conveThe variable has a range from 0 to
nient to define a modulation index that has a range from 0 to
100% by
(14)
may be determined by comThe inverter switching states
paring the duty-cycles to multiple triangle waveforms [9], [11],
. For example, Fig. 4 demonthe frequency of which is
by using sinestrates the generation of the switching states
sawtooth modulation. Alternatively, some drive systems utilize
a digital signal processor (DSP) implementation [13] in which
definition of the triangle waveforms is not necessary. As an example, consider the -phase switching state. The first step is
to integerize the duty cycle to determine the nearest switching
states
INT

Fig. 4. Four-level sine-triangle modulation technique.

(15)

where INT is the integerization function which returns the
nearest integer less than or equal to its argument. The nearest
and
. If the clock
switching states are then
, then the -phase
frequency of the DSP controller is
are
switching states for one DSP cycle
(16)
where
(17)
The -phase and -phase switching states are computed in
a similar manner. Typically, the switching frequency is set
to roughly 100 times the fundamental electrical frequency
.
Fig. 5. Four-level current-regulated control switching.

C. Hysteresis Current-Regulator
The multilevel hysteresis current-regulator is based on
hysteresis levels; being the number
defining a set of
of converter voltage levels. Denoting the maximum allowable
excursion of the actual current from the desired current as ,
evenly distributed hysteresis levels are computed
then
from
(18)
The current error for phase

is defined by
(19)

When the current error is positive, the controller decreases the
level of phase by one each time the error crosses a hysteresis
level. Likewise, the phase level is increased when the current
error is negative and crosses a hysteresis level. For the fourand thus three hysteresis levels are delevel rectifier,
fined. Fig. 5 presents a hysteresis current control example for
and
denote the -phase
the four-level rectifier, where
reference current and a-phase actual current, respectively. The

-phase voltage levels are also shown to illustrate the converter
switching. As can be seen, the primary goal of the rectifier
switching is to regulate the current. Interested reader may refer
to [7] for more detail information about hysteresis current control. Capacitor voltage balance is achieved through redundant
state selection described in the following section.
D. Redundant State Selector
In order for the four-level power conversion processes (rectifier and inverter) to operate properly, the voltages on all three
capacitors must be equal. However, current drawn from the
and
as shown in Fig. 3 will tend to unbalance
junctions
the capacitor voltages. Assuming that the capacitor voltage
error is small, redundant switching states can be used which
result in the same AC load voltages but have different effect
on the charging and discharging of the capacitors [10], [11].
For the four-level inverter, the problem may be reduced to
four cases defined by the number of capacitors that the phases
are connected across [10]. Fig. 6 shows examples of the four
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and a secondary goal of controlling the voltages
and
.
The purpose of these goals is that the connection of the motor
phases to the capacitor junctions will tend to discharge the
center capacitor when commanding high load voltage [10],
[11]. From the example shown in Fig. 6, it can be seen that the
-phase current direction will determine the center capacitor
,
,
charge or discharge for the state shown (
). For the redundant state (
,
,
), the
a-phase current will depict the capacitor charge or discharge.
In the event that neither state improves the center capacitor
voltage balance, the decision is made based on capacitor voltand
. Case 2b in Fig. 6 will not assist in controlling
ages
,
the center capacitor voltage since the state shown (
,
) and the redundant state (
,
,
) have the same charging or discharging effect on
.
In this case, the redundant state could be used to balance the
and
. However, this imbalance is
capacitor voltages
typically not a difficulty and redundant state selection in this
case will only increase the switching frequency [10]. There
are no redundant states that correspond to case 3 and therefore
redundant state selection is not applied.
All cases discussed above can be analyzed off-line and programmed as a table into an EPROM or EPLD. Based on the
direction of the desired switching state ( , , ), the phase
currents and capacitor voltages, the memory or logic device will
select the appropriate state [10]. The redundant state selector for
the four-level rectifier is identical to that of the inverter.
E. DC Link Voltage Control

Fig. 6.

Redundant state selection examples.

cases. The redundant switching states of these cases may be
found by incrementing or decrementing the switching states
of all three phases. For example, case 0 is obtained by setting
,
,
). The induction motor voltages will
(
,
,
)
be the same if the redundant states (
,
,
) or (
,
,
) are
or (
used. However, for case 0, the redundant states do not change
the currents drawn from the capacitor junctions. Therefore,
redundant state selection is not applied to case 0. From Fig. 6,
,
,
)
it can be seen that the switching state (
depending on
will charge or discharge capacitor voltage
the direction of the -phase current. This is an example of case
1 where the phases are connected across one capacitor. If the
-phase current is positive the phases will tend to discharge
the capacitor and the phases should be connected across the
capacitor with the highest voltage by selecting between the
,
appropriate redundant states which in this example are (
,
) and (
,
,
). If the -phase
current is negative, the phases should be connected across
the capacitor with the lowest voltage. There are two ways in
which the phases may span two capacitors. These are shown in
Fig. 6 as case 2a and case 2b. As can be seen, case 2a has the
potential to change the voltages on any capacitor. A decision
about the most appropriate redundant state for this case should
be based on the primary goal of controlling the voltage

is regulated through standard
The overall dc link voltage
synchronous current regulation [14]. The source voltages may
be described by
(20)
(21)
(22)
whereupon transformation to the synchronous reference frame
yields a -axis voltage equal to the peak phase voltage and a
-axis voltage equal to zero [12]. For unity power factor operation, it is necessary to command the -axis rectifier current
to zero. The -axis current can be used to regulate the dc link
voltage resulting in commanded currents of
(23)
(24)
where

is the dc voltage error defined by
(25)

,
,
The inverse transformation necessary to determine
relies on knowledge of the input electrical position
and
. Methods for aligning the transformation to this reference
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frame include using a phase locked loop, voltage sensors, or an
on-line observer. For this system, the voltage sensor method
was used. These sensors have the advantage of straightforward
and accurate implementation and relatively low-cost. Helpful
transformation terms may be directly computed from the
measured voltages as
(26)
(27)
All necessary transformation terms can be determined from
these terms using trigonometric identities [12]. Furthermore,
can be found by

Fig. 7. Four-level inverter a-phase average-value model.

(28)
Harmonics in the line voltages will appear in the sensor outputs,
but may eliminated using a low-pass filter. Compensation for the
filter amplitude attenuation and phase delay can be incorporated
in the control software since the source voltage magnitude and
frequency are known.
III. FOUR-LEVEL CONVERTER AVERAGE-VALUE MODEL
Although detailed modeling of power electronic systems
provides information about semiconductor switching, dynamic
average-value models are typically better suited for predicting
the salient features of system performance. This is especially
true for large systems, such as Naval ship propulsion systems,
involving many components and machines with long time
constants. By representing the converter switching on an average-value basis, the simulation times can be greatly reduced
allowing a system designer to consider several operating
scenarios.
The average-value model development for the four-level
converter is based on computing line-to-ground voltages and
capacitor junction currents which represent the average-value
of these quantities over one switching cycle of the PWM
controller. Fig. 7 shows the structure of the average-value model
for the four-level inverter. Therein, the symbol is used to
denote average-value over one switching cycle. Determining
the average-value quantities involves considering the switching
states over one DSP cycle including the redundant state selector.
This is done at each time step in the simulation by considering
one cycle of the DSP switching. Fig. 8 shows an example of the
switching with possible redundant states. The ideal switching
are determined by the DSP controller
sates , , and
using (10)–(15). As can be seen, each phase transition defines
an interval in which the inverter is in a particular switching
state. The redundant switching states are determined using the
commanded switching state, the load currents, and the capacitor
voltages using the redundant state selection table described
phase line-to-ground
above. The average value of the
voltage is then computed as
(29)

Fig. 8. Example inverter switching and redundant states.

where denotes the specific interval time as defined in Fig. 8
is determined from (1) with
. From (16), it
and
can be seen that this computation is independent of PWM controller switching frequency. The average-value capacitor junction currents are determined by a contribution from each phase
as
(30)
In (30), represents capacitor junction and may be 1, 2, or 3
and 0
and is the delta function which is equal to 1 if
otherwise. The total current in junction is then
(31)
Although the average-value model described herein has been
developed for a voltage-source PWM control, it can be used to
model the current-regulated four-level rectifier by determining
the source voltage required in order to obtain the commanded
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TABLE I
INDUCTION MACHINE PARAMETERS

Fig. 9.

Four-level system detailed simulation.

currents. From the - and -axis model of the voltage source in
the electric utility reference frame
(32)
(33)
where

is the ac source radian frequency and

and

are
Fig. 10.

(34)
(35)
from the synchronous reference frame transformation. It should
be noted that (32)–(35) neglect the source dynamics which is a
good approximation considering the source electrical time constant compared to the system dynamics. The effective modulation index and phase shift for the rectifier are then computed
from
(36)
(37)
Using the phase shift, modulation index, and , as defined in
(20)–(22), a set of duty cycles can be defined for the rectifier
similar to (10)–(12), which allow the average-value mode presented herein to be used for the four-level rectifier (see Fig. 9).
IV. SIMULATION AND LABORATORY RESULTS
A. Steady-State Study
An 18 kW laboratory test system with the structure shown
in Fig. 1 has been constructed for model validation. The input
V and
mH. The
is a 60 Hz source with
A/V and
rectifier control PI gains are set to

Four-level system average-value model simulation.

A/V s in order to regulate the dc link voltage to
V.
A. The induction
The hysteresis level has been set to
motor parameters are shown in Table I. For the steady-state
study that follows, the induction motor is mechanically loaded
using a synchronous generator so that it operates at a speed of
rad/s. The inverter modulation control parameters
and
Hz in order to demonhave been set to
strate frequency changing operation at 90% voltage utilization.
Figs. 10, 11, and 12 show the four-level system performance as
predicted by a detailed simulation, and average-value simulation, and as measured in the laboratory respectively. Therein, the
, the motor a-phase current ,
inverter line-to-line voltage
the rectifier a-phase current , and the inverter line-to-ground
are shown. Capacitor voltage balance is ensured at
voltage
this operating point as noted by the even voltage steps in the
motor line-to-line voltage. The line-to-ground voltage has been
filtered so that a suitable comparison can be made between the
two models. As can be seen, the average-value model can predict the steady state operation features of the four-level inverter
system. In this study, the average-value model prediction was
48 times faster than the detailed model. However, it should be
pointed out that a large gain in simulation speed came from eliminating the event-driven calculations of the hysteresis control.
Simulation studies of the inverter and voltage-source modulation alone demonstrated that the average-value model predicted
identical performance to the detailed model at a speed of four
times faster.
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TABLE II
INDUCTION MACHINE PARAMETERS

load condition, the load torque is stepped to 20 N m. After running under full-load condition for about 4 s, the motor speed is
ramped down to zero without changing the load, and motor will
work under block mode. Fig. 13 shows the simulation waveform
of the electrical torque, -phase stator current, modulation index
and rotation speed. During this transient study, the redundant
state selector maintained the inverter capacitor balance. It can
be seen that the average-value model has nearly identical performance to that of the detailed model during these transients.
Fig. 11.

C. Power Factor Versus Modulation Index

Four-level system laboratory measurements.

The capacitor balancing situation strongly relates to the load
denote the maximum possible modulation
condition. Let
index for maintaining balanced capacitor voltages, and denotes the load impedance. Roughly speaking, with the same
magnitude of , the higher the load power factor is, the lower
can be. Fig. 14 shows
vs. power factor simthe
ulation waveform acquired from the average-value model and
load
the detailed model. In this simulation, a three-phase
is connected to a four-level inverter where the magnitude of
per phase is maintained as 11.9 and the dc voltage is set to
660 V. As can be seen, the waveforms predicted by the average
model matches with the one acquired from the detailed model
very well. For a typical load with a 0.8 power factor, the detailed and average-value model predict a maximum modulation
. This same value has been noted by other
index of
researchers [10], [11] and was also validated on the laboratory
system.
D. Capacitor Voltage Balancing Transient State Studies

Fig. 12. Four-level inverter transient state simulator.

B. Four-level Inverter Transient Study
A computer simulation has been created following the structure shown in Fig. 11. In this study, a four-level inverter is diV.
rectly powered by a fixed dc voltage source with
The speed control is a standard PI control with the control law
(38)
N m s,
N m and defined in Fig. 12.
where
A vector control followed by a voltage decoupler [15] has been
used in this simulation. Table II lists the parameters of a 3.7 kW
motor used herein. At the beginning of this transient study, both
the motor speed and load torque are zero. After the machine
flux builds up, the motor is started by ramping the commanded
speed to the motor’s rated speed. After running for 3 s under no

It is informative to compare the capacitor balancing transient
performance between the average-value model and the detailed
model. To simulate such a transient state, a switch-controlled
resistor branch can be shunted to the middle dc link capacitor of the four-level inverter shown in Fig. 2. When the switch
is closed, the middle capacitor will tend to discharge through
the resistor branch while the other two capacitors will be overcharged to maintain the total dc voltage. When reopening the
. Fig. 15
switch, the capacitor voltages should recover to
shows capacitor voltage waveforms of this transient study. In
was set to 660 V, was set to 0.5 and the resisthis study,
tance of the shunted branch was set to 0.5 . It can be seen that
waveform predicted by the average-value model matches that of
the detailed model.
From the above steady-state and transient-state studies, it can
be seen that the average-value model predicts the salient features
of the system performance but neglects the high-frequency transistor switching, which results in a much faster simulation speed
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Fig. 15.

Capacitor voltage transient study.

compared to the detailed simulation and is of particular meaning
for the complex simulation systems. Thus the average-value
model can be a practical tool for system design when considering several operating scenarios and selecting controller gains.
V. CONCLUSION
An average-value model for the popular four-level
diode-clamped power electronic converter has been developed. The model performance prediction has been compared
to a detailed simulation and laboratory measurements based
on a four-level rectifier/inverter system. It was shown that the
average-model rapidly and accurately predicted the steady-state
and transient-state operation including the effect of the capacitor voltage balancing control. The average-model introduced
herein may be used as a valuable tool for design of four-level
converters; potentially including future Naval ship propulsion
systems.
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